Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs

Kanupriya Gulati, Sunil P. Khatri, quot;Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUsquot;
Springer | 2010 | ISBN: 1441909435 | 194 pages | File type: PDF | 1,1 mb
This book deals with the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. Widely applied CAD algorithms are evaluated and compared for potential acceleration on FPGAs and GPUs. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo statistical static timing analysis), demonstrating speedups from 30X to 800X.

This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to extract automatically SIMD parallelism from regular uniprocessor code. With this approach, uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful, since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition.
Download
http://depositfiles.com/files/6bt3ui1lx

http://uploading.com/files/1fcma955/1441909435%2BHardware.zip/

http://www.megaupload.com/?d=5TI4EJM9

Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately. email: ebook1000.com@gmail.com